
About Apple
The personal technology company redefining user experience
Key Highlights
- Market cap of $3 trillion as of 2022
- Over 1 billion active devices worldwide
- Comprehensive medical plans including mental healthcare
- Paid parental leave and gradual return-to-work program
Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...
🎁 Benefits
Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...
🌟 Culture
Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...
Overview
Apple is hiring a Senior CPU Cache Microarchitect/RTL Engineer to drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. You'll work with Perl and Python in Beaverton, Oregon.
Job Description
Who you are
You have a strong background in micro-architecture development and specification, with experience in high-level architectural exploration and detailed specification creation. Your expertise includes RTL ownership, where you've developed, assessed, and refined RTL designs to meet power, performance, area, and timing goals. You are familiar with verification processes and have supported verification teams in test bench development, formal methods, and simulation/emulation for functional verification. Your analytical skills allow you to explore high-performance strategies effectively.
You possess a solid understanding of CPU multi-level cache subsystems and have experience working on multi-processor systems. Your technical skills are complemented by your ability to collaborate with cross-functional teams, ensuring that all aspects of the design and verification processes are aligned with project goals. You are detail-oriented and have a proven track record of delivering high-quality results in a fast-paced environment.
What you'll do
As a Senior CPU Cache Microarchitect/RTL Engineer at Apple, you will take ownership of the micro-architecture development for CPU cache subsystems. You will engage in high-level architectural exploration and contribute to the detailed specification of designs. Your role will involve RTL development, where you will assess and refine designs to achieve optimal power, performance, area, and timing metrics. You will also support the verification team by developing test benches and utilizing formal methods to ensure functional correctness.
You will explore high-performance strategies and correlate performance metrics to drive improvements in design efficiency. Collaboration with other engineers and teams will be crucial as you work to integrate your designs into larger systems. You will be expected to stay updated on industry trends and advancements in micro-architecture and RTL design, applying this knowledge to enhance Apple's innovative products.
What we offer
Apple provides a dynamic work environment where innovation is at the forefront. You will have the opportunity to work on groundbreaking technologies that power some of the most popular devices in the world. The company values diversity and inclusion, fostering a culture where every employee can contribute to their fullest potential. Competitive compensation and benefits are part of the package, along with opportunities for professional growth and development within the organization.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Apple.
Similar Jobs You Might Like
Based on your interests and this role

Hardware Engineer
Apple is hiring a Senior CPU Cache Microarchitect/RTL Engineer to drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. You'll work with technologies like Python and contribute to high-performance microprocessor designs in Santa Clara.

Hardware Engineer
Apple is hiring a Senior CPU Microarchitect/RTL Engineer to drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. You'll work with Perl and Python to support verification and performance exploration.

Hardware Engineer
Apple is hiring a Senior CPU Cache Microarchitect/RTL Engineer to drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. You'll work with Perl and Python in Beaverton, Oregon.

Hardware Engineer
Apple is hiring a Senior CPU Cache Microarchitect/RTL Engineer to drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems. You'll work with Python and Perl in Beaverton, Oregon.

Hardware Engineer
Apple is hiring a Senior CPU Microarchitect/RTL Engineer to drive architecture and RTL development of CPU execution for their innovative products. You'll work with technologies like Python and Perl in Beaverton, Oregon.