About Apple
The personal technology company redefining user experience
Key Highlights
- Market cap of $3 trillion as of 2022
- Over 1 billion active devices worldwide
- Comprehensive medical plans including mental healthcare
- Paid parental leave and gradual return-to-work program
Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...
🎁 Benefits
Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...
🌟 Culture
Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...
Skills & Technologies
Overview
Apple is hiring a CAD Engineer to develop and enhance gate-level static timing analysis flows for Apple silicon designs. You'll work closely with design teams to address timing challenges and improve overall efficiency. This position requires experience in CAD methodologies and scripting.
Job Description
Who you are
You have a strong background in CAD engineering, particularly in static timing analysis methodologies. Your attention to detail allows you to identify and resolve complex timing issues effectively, ensuring high-performance designs. You are skilled in developing and maintaining flows that enhance the efficiency of silicon designs, and you thrive in collaborative environments where you can work closely with design teams to debug and improve processes.
You possess experience in scripting and automation, which enables you to create tools that streamline timing analysis and power reduction efforts. Your ability to facilitate methodology changes demonstrates your commitment to continuous improvement and innovation in CAD processes. You are passionate about contributing to the development of next-generation processors and system-on-chip designs.
What you'll do
As a CAD Engineer at Apple, you will be responsible for developing, maintaining, and enhancing existing gate-level static timing analysis flows for Apple silicon designs. You will collaborate with design teams to understand and debug issues related to constraints, flow scripts, and timing closure. Your role will involve facilitating and driving methodology changes to improve overall STA flows, focusing on efficiency and silicon timing correlation.
You will also develop and maintain scripts and methods for timing analysis and power reduction, ensuring that the methodologies, tools, and flows you create are robust and effective. Your contributions will play a crucial role in driving timing analysis and closure for first-time-right silicon, ultimately impacting the performance of Apple products.
What we offer
Apple offers a dynamic work environment where innovation and collaboration are at the forefront. You will have the opportunity to work on cutting-edge technology that powers millions of devices worldwide. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. Join us in shaping the future of technology at Apple.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Apple.
Similar Jobs You Might Like
Based on your interests and this role
Hardware Engineer
Apple is hiring a CAD Engineer to develop and enhance gate-level static timing analysis flows for their silicon designs. You'll work closely with design teams to address timing challenges and improve methodologies. This role requires experience in CAD tools and scripting.
Cad Engineer
Apple is hiring a CAD Engineer to develop and enhance gate-level static timing analysis flows for Apple silicon designs. You'll work closely with design teams to address timing challenges and improve methodologies. This role requires expertise in CAD tools and methodologies.
Cad Engineer
Apple is hiring a CAD Engineer to develop and enhance gate-level static timing analysis flows for Apple silicon designs. You'll work closely with design teams to address timing challenges and improve methodologies. This position requires experience in CAD tools and methodologies.
Timing Design Engineer
Apple is hiring a Timing Design Engineer to oversee timing sign-off and develop sign-off flows for SoC design. You'll collaborate closely with RTL designers and the Physical design team. This position requires a BS degree and a minimum of 10 years of experience.
Timing Design Engineer
Apple is seeking a Timing Design Engineer to oversee timing sign-off and develop sign-off flows for SoC design. You'll work closely with RTL designers and the Physical design team, requiring expertise in ASIC design and timing analysis.