Google

About Google

Empowering the world through technology and information

🏢 Tech👥 100K+📅 Founded 1998📍 Mountain View, California, United States

Key Highlights

  • Over 100,000 employees globally
  • Headquartered in Mountain View, California
  • Parent company Alphabet Inc. valued at $1.5 trillion
  • Google Cloud Platform serves millions of customers

Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...

🎁 Benefits

Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...

🌟 Culture

Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...

Google

Hardware Engineer Mid-Level

GoogleBengaluru

Apply Now →

Overview

Google is hiring a Silicon AI/ML DFT Engineer to work on cutting-edge TPU technology that powers AI/ML applications. You'll leverage your expertise in DFT technologies and IC design to contribute to innovative silicon solutions. This role requires 3+ years of experience in DFT specification and analog or mixed-signal IC design.

Job Description

Who you are

You hold a Bachelor's degree in Electrical Engineering or a related field, and you have a minimum of 3 years of experience in DFT specification and definition architecture. Your background includes at least 2 years of experience with analog or mixed-signal IC design, and you are well-versed in DFT technologies such as Scan, ATPG, and MBIST. You have hands-on experience with ASIC DFT synthesis, static timing analysis (STA), simulation, and verification flows. Your collaborative spirit shines through as you work with ATE engineers on silicon bring-up, pattern generation, and debugging silicon issues.

You possess a Master's degree in Electrical Engineering or a related field, which enhances your understanding of complex silicon systems. Your experience spans SoC cycles, including silicon bring-up and debug activities, and you have a solid grasp of IP integration, including memories and test controllers. You are familiar with fault modeling and are eager to contribute to the future of AI/ML hardware acceleration.

What you'll do

In this role, you will shape the future of AI/ML hardware acceleration by driving the development of TPU technology. You will collaborate with cross-functional teams to plan DFT for SoC/IP/Subsystems, ensuring DFT constraints are developed for timing closure and physical design support. Your responsibilities will include performing quality checks on DFT RTL in various modes and participating in design debug and code reviews in coordination with other IPs and design verification teams.

You will leverage your design and verification expertise to verify complex digital designs, focusing on TPU architecture and its integration within AI/ML-driven systems. Your contributions will directly impact the innovation behind products that are loved by millions worldwide. You will also engage in quality check flows like Lint and CDC, ensuring the integrity of the DFT processes.

What we offer

At Google, you will be part of a team that pushes boundaries and develops custom silicon solutions. You will have the opportunity to work on projects that power Google's most demanding AI/ML applications. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. Join us in shaping the future of technology and making a meaningful impact in the world.

Interested in this role?

Apply now or save it for later. Get alerts for similar jobs at Google.