
About Google
Empowering the world through technology and information
Key Highlights
- Over 100,000 employees globally
- Headquartered in Mountain View, California
- Parent company Alphabet Inc. valued at $1.5 trillion
- Google Cloud Platform serves millions of customers
Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...
π Benefits
Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...
π Culture
Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...
Overview
Google is seeking a Senior Silicon CAD Methodology Engineer to develop and support end-to-end chip design flows. You'll work with Python, C++, and EDA tools to innovate custom silicon solutions. This position requires 5+ years of experience in ASIC/SoC design or CAD/EDA methodology.
Job Description
Who you are
You have a Bachelorβs degree in Electrical Engineering, Computer Science, or equivalent practical experience, along with 5 years of experience in ASIC/SoC design or CAD/EDA methodology. Your background includes programming languages such as Python or C++, and you have developed and supported end-to-end chip design flows. You are familiar with methodologies or flows specifically for 3DIC technology and have experience with tools like Cadence Integrity 3DIC platform or Synopsys 3DIC compilers. You thrive in collaborative environments and are eager to push boundaries in developing custom silicon solutions that power innovative products.
With a preferred qualification of 8 years of experience in the field, you have a deep understanding of EDA research and development or product engineering. You are skilled in driving evaluation and integration of Electronic Design Automation (EDA) tools, and you have a track record of leading complex technical projects from concept to closure. Mentoring junior engineers is something you enjoy, as you believe in sharing knowledge and fostering growth within your team.
What you'll do
In this role, you will be part of a team that is redefining whatβs possible in chip design. You will contribute to the innovation behind products loved by millions worldwide, shaping the next generation of hardware experiences. Your expertise will help deliver unparalleled performance, efficiency, and integration in Google's direct-to-consumer products. You will partner with global teams to standardize best practices in chip design flow techniques, ensuring manufacturability and efficiency in the development process.
You will lead complex technical projects, guiding them from concept through to closure, and you will be responsible for developing methodologies that enhance chip design flows. Your role will involve collaborating with various teams to evaluate and integrate EDA tools, ensuring that the methodologies you develop are robust and effective. You will also mentor junior engineers, helping them to grow their skills and knowledge in the field.
What we offer
At Google, you will be part of a dynamic team that is at the forefront of technology innovation. You will have the opportunity to work on groundbreaking projects that have a significant impact on the future of technology. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. You will be supported in your professional development and have access to resources that will help you grow your career in the tech industry.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Google.
Similar Jobs You Might Like
Based on your interests and this role

Silicon Design Verification Engineer
Google is hiring a Silicon Design Verification Engineer to shape the future of AI/ML hardware acceleration. You'll work with verification methodologies and languages like UVM and SystemVerilog to verify complex digital designs. This position requires 4 years of experience in verification methodology and IP design.

Hardware Engineer
Google is hiring a SoC Physical Design Lead to drive cutting-edge TPU technology for AI/ML applications. You'll leverage your expertise in ASIC design and physical implementation to lead teams and ensure successful silicon delivery. This role requires 8+ years of experience in ASIC development and management.