
About Google
Empowering the world through technology and information
Key Highlights
- Over 100,000 employees globally
- Headquartered in Mountain View, California
- Parent company Alphabet Inc. valued at $1.5 trillion
- Google Cloud Platform serves millions of customers
Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...
🎁 Benefits
Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...
🌟 Culture
Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...
Skills & Technologies
Overview
Google is hiring a SoC Physical Design Lead to drive cutting-edge TPU technology for AI/ML applications. You'll leverage your expertise in ASIC design and physical implementation to lead teams and ensure successful silicon delivery. This role requires 8+ years of experience in ASIC development and management.
Job Description
Who you are
You have a Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. With 8 years of experience in ASIC design implementation flows and chip integration, you have a strong background in low-power physical design implementation using industry-standard synthesis and Static Timing Analysis (STA) tools. Your management experience spans 8 years leading ASIC development teams, where you have executed sign-off convergence including STA, electrical checks, and physical verification. You are knowledgeable in circuit design, device physics, and deep sub-micron technology, and you understand the delivery of silicon in technology process nodes.
You have experience leading physical design teams working on digital designs and engineering across physical design, implementation, and GDS tape-out. Your expertise includes floorplanning, block integration, static timing analysis, and sign-off. You possess the ability to lead cross-functional teams and engage in technical and schedule trade-off discussions, making you a key player in shaping the future of AI/ML hardware acceleration.
What you'll do
In this role, you will work to shape the future of AI/ML hardware acceleration by driving cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding applications. You will contribute to the innovation behind products loved by millions worldwide, leveraging your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. You will create execution plans for projects and manage team efforts from concept to working silicon in volume, ensuring that quality and schedule goals are met.
You will participate in design reviews, track issue resolution, and engage in discussions about technical and schedule trade-offs. Your role will involve defining physical design strategies that align with project goals, and you will work closely with your team to understand architecture and design specifications. Your leadership will be crucial in driving the success of projects and fostering a collaborative environment where innovation thrives.
What we offer
At Google, you will be part of a team that pushes boundaries and develops custom silicon solutions. You will have the opportunity to work on impactful projects that shape the future of technology. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. Join us in our mission to innovate and create products that enhance the lives of millions around the globe.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Google.
Similar Jobs You Might Like
Based on your interests and this role

Hardware Engineer
Google is seeking a Senior Silicon CAD Methodology Engineer to develop and support end-to-end chip design flows. You'll work with Python, C++, and EDA tools to innovate custom silicon solutions. This position requires 5+ years of experience in ASIC/SoC design or CAD/EDA methodology.

Silicon Design Verification Engineer
Google is hiring a Silicon Design Verification Engineer to shape the future of AI/ML hardware acceleration. You'll work with verification methodologies and languages like UVM and SystemVerilog to verify complex digital designs. This position requires 4 years of experience in verification methodology and IP design.