Apple

About Apple

The personal technology company redefining user experience

🏢 Tech, Hardware👥 1001+ employees📅 Founded 1976📍 Cupertino, CA4.2
B2CB2BHardwareSaaSTelecommunicationseCommerce

Key Highlights

  • Market cap of $3 trillion as of 2022
  • Over 1 billion active devices worldwide
  • Comprehensive medical plans including mental healthcare
  • Paid parental leave and gradual return-to-work program

Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...

🎁 Benefits

Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...

🌟 Culture

Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...

Overview

Apple is hiring an ASIC Design Engineer to develop high-performance cache controllers for mobile processing systems. You'll work on RTL design and micro-architecture analysis, requiring 3+ years of ASIC design experience.

Job Description

Who you are

You have 3+ years of full-time ASIC design experience, particularly in memory system development and RTL/micro-architecture definition. Your expertise includes performance, power, and area (PPA) analysis, which is crucial for optimizing high-performance systems. You hold a B.S. in a relevant field, and your background in cache design gives you a solid understanding of various memory organizations and their trade-offs.

You are familiar with multi-processor cache coherence protocols and have knowledge of high-performance coherent memory systems or interconnect architectures. Your experience with high-performance DRAM controllers further enhances your qualifications for this role. An M.S. in a relevant field is preferred, showcasing your commitment to advancing your knowledge in this area.

What you'll do

In this role, you will design and develop hardware for the cache subsystem in high-performance system-on-chip (SoC) architectures. You will be responsible for developing cache micro-architecture based on architectural guidelines and model analysis, ensuring that the design meets the required performance metrics. Your work will involve exploring architecture trade-offs in system performance, area, and power consumption, which are critical for the success of the projects.

You will develop and debug register-transfer level (RTL) designs for various sections of the cache subsystem, collaborating closely with the physical design team to achieve timing closure. Your contributions will directly impact the efficiency and effectiveness of Apple's mobile processing systems, pushing the boundaries of what is possible in high-bandwidth multi-client memory subsystems.

What we offer

Apple is committed to fostering an inclusive and diverse workplace. You will be part of a team that is at the forefront of technology, working on innovative solutions that redefine mobile processing. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse perspectives and backgrounds. Join us in building the future of mobile technology.

Interested in this role?

Apply now or save it for later. Get alerts for similar jobs at Apple.

Similar Jobs You Might Like

Based on your interests and this role

Apple

Hardware Engineer

Apple📍 Santa Clara - On-Site

Apple is hiring a Senior ASIC Design Engineer to develop high-performance cache controllers for mobile processing systems. You'll work with RTL design and micro-architecture, focusing on performance, power, and area analysis. This position requires 10+ years of ASIC design experience.

🏛️ On-SiteSenior
2 months ago
Apple

Hardware Engineer

Apple📍 Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer - Cache Controller to develop hardware for high-performance system on a chip (SoC) memory subsystems. You'll work with RTL and micro-architecture, focusing on cache design and performance trade-offs.

🏛️ On-SiteEntry-Level
3 months ago
Apple

Asic Design Engineer

Apple📍 Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development, particularly in memory subsystems and RTL design. This role requires experience in ASIC design and related technologies.

🏛️ On-Site
8 months ago
Apple

Asic Design Engineer

Apple📍 Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development of memory systems. This role requires experience in ASIC design and knowledge of high-performance memory subsystems.

🏛️ On-Site
4 months ago
Apple

Asic Design Engineer

Apple📍 Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development of memory systems. This position requires experience in ASIC design and knowledge of high-performance memory subsystems.

🏛️ On-SiteMid-Level
3 months ago