Apple

About Apple

The personal technology company redefining user experience

🏒 Tech, HardwareπŸ‘₯ 1001+ employeesπŸ“… Founded 1976πŸ“ Cupertino, CA⭐ 4.2
B2CB2BHardwareSaaSTelecommunicationseCommerce

Key Highlights

  • Market cap of $3 trillion as of 2022
  • Over 1 billion active devices worldwide
  • Comprehensive medical plans including mental healthcare
  • Paid parental leave and gradual return-to-work program

Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...

🎁 Benefits

Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...

🌟 Culture

Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...

Overview

Apple is hiring a Senior ASIC Design Engineer to develop high-performance cache controllers for mobile processing systems. You'll work with RTL design and micro-architecture, focusing on performance, power, and area analysis. This position requires 10+ years of ASIC design experience.

Job Description

Who you are

You have over 10 years of full-time ASIC design experience, particularly in memory system development and RTL/micro-architecture definition. Your background includes a strong understanding of cache design and the various memory organizations and trade-offs involved in high-performance systems. You are hands-on with multi-processor cache coherence protocols and have a solid grasp of performance, power, and area (PPA) analysis.

You hold a Bachelor's degree in a relevant field, and your preferred qualifications include a Master's degree and knowledge of high-performance coherent memory systems or interconnect architectures. You thrive in collaborative environments and are eager to tackle complex design challenges that come with increasing levels of parallelism and bandwidth.

What you'll do

In this role, you will design and develop hardware for the cache subsystem in high-performance system on a chip (SoC) architectures. You will explore architecture trade-offs in system performance, area, and power consumption while developing cache micro-architecture based on architectural guidelines and model analysis. Your responsibilities will include developing and debugging the register-transfer level (RTL) design of various sections in the cache subsystem, as well as working closely with the physical design team on timing closure.

You will be expected to craft special-purpose cache and controller designs that meet the varying needs of clients, such as real-time, low latency, and high-bandwidth requirements. Your expertise will be crucial in ensuring that the cache subsystem operates efficiently within the overall memory hierarchy of the SoC. You will also collaborate with cross-functional teams to address design challenges and contribute to the continuous improvement of the memory subsystem.

What we offer

Apple offers a dynamic work environment where innovation is at the forefront. You will have the opportunity to work on cutting-edge technology that shapes the future of mobile processing systems. We provide competitive compensation and benefits, along with opportunities for professional growth and development. Join us in our mission to build the world’s fastest mobile processing systems and make a significant impact in the tech industry.

Interested in this role?

Apply now or save it for later. Get alerts for similar jobs at Apple.

✨

Similar Jobs You Might Like

Based on your interests and this role

Apple

Asic Design Engineer

Appleβ€’πŸ“ Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to develop high-performance cache controllers for mobile processing systems. You'll work on RTL design and micro-architecture analysis, requiring 3+ years of ASIC design experience.

πŸ›οΈ On-SiteMid-Level
2 months ago
Apple

Hardware Engineer

Appleβ€’πŸ“ Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer - Cache Controller to develop hardware for high-performance system on a chip (SoC) memory subsystems. You'll work with RTL and micro-architecture, focusing on cache design and performance trade-offs.

πŸ›οΈ On-SiteEntry-Level
3 months ago
Apple

Asic Design Engineer

Appleβ€’πŸ“ Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development, particularly in memory subsystems and RTL design. This role requires experience in ASIC design and related technologies.

πŸ›οΈ On-Site
8 months ago
Apple

Asic Design Engineer

Appleβ€’πŸ“ Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development of memory systems. This role requires experience in ASIC design and knowledge of high-performance memory subsystems.

πŸ›οΈ On-Site
4 months ago
Apple

Asic Design Engineer

Appleβ€’πŸ“ Santa Clara - On-Site

Apple is hiring an ASIC Design Engineer to work on innovative hardware technologies. You'll focus on architecture research and development of memory systems. This position requires experience in ASIC design and knowledge of high-performance memory subsystems.

πŸ›οΈ On-SiteMid-Level
3 months ago