About Apple
The personal technology company redefining user experience
Key Highlights
- Market cap of $3 trillion as of 2022
- Over 1 billion active devices worldwide
- Comprehensive medical plans including mental healthcare
- Paid parental leave and gradual return-to-work program
Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...
π Benefits
Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...
π Culture
Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...
Skills & Technologies
Overview
Apple is hiring a SoC Power Flow Methodology Engineer to develop low-power design methodologies for next-generation chips. You'll work on power analysis and optimization tools in Beaverton, Oregon.
Job Description
Who you are
You have a bachelor's degree in a relevant field and at least 3 years of industry experience, particularly in VLSI designs and SoC design flows. Your strong passion for scripting and low-power domain-specific knowledge enables you to create innovative solutions for complex challenges. You thrive in collaborative environments and enjoy communicating with design teams to resolve issues effectively.
Your understanding of power analysis, optimization, and verification processes is complemented by your ability to implement and enhance automated solutions. You are detail-oriented and committed to delivering high-quality results that contribute to the development of cutting-edge technology.
What you'll do
As a SoC Power Flow Methodology Engineer, you will be responsible for developing and enhancing low-power flows that provide designers with new capabilities in power domains. You will work closely with the Silicon Engineering Power team to create flows and tools related to power analysis, optimization, and verification, which will be integrated into RTL construction, verification, synthesis, or P&R processes. Your role will involve crafting low-power methodologies across various future technologies, ensuring that Appleβs chips are more power-efficient than ever.
You will collaborate with design teams to address questions and drive issues to resolution, ensuring that the methodologies you develop are practical and effective. Your contributions will play a crucial role in shaping the next generation of Appleβs chips, impacting millions of users worldwide.
What we offer
At Apple, you will be part of a team that is dedicated to innovation and excellence. We provide a supportive work environment that encourages collaboration and professional growth. You will have the opportunity to work on highly visible products that are used by millions of people every day, making a significant impact in the tech industry. We value diversity and inclusion, and we encourage you to apply even if your experience doesn't match every requirement.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Apple.
Similar Jobs You Might Like
Based on your interests and this role
Other Technical Roles
Apple is hiring a SoC Power Flow Methodology Engineer to develop and enhance low-power design flows for next-generation chips. You'll work on power analysis and optimization, requiring a strong understanding of VLSI designs and scripting skills.
Other Technical Roles
Apple is hiring a SoC Power Flow Methodology Engineer to develop and enhance low-power design flows for next-generation chips. You'll work on power analysis and optimization, requiring a strong understanding of VLSI designs and SOC design flows.
Other Technical Roles
Apple is hiring a SoC Power Flow Methodology Engineer to develop and enhance low-power design flows for next-generation chips. You'll work with VLSI designs and power optimization techniques in Austin.
Hardware Engineer
Apple is hiring a SoC Power Modeling Engineer to model power dissipation and optimize power efficiency for upcoming generations of Apple SOCs. You'll work with AI/ML technologies and collaborate across various teams in Beaverton, Oregon.
Hardware Engineer
Apple is hiring a SoC Power Modeling Engineer to design state-of-the-art ASICs and model power dissipation for various IPs. You'll work with AI/ML technologies and collaborate across multiple teams in Beaverton, Oregon.