About Apple
The personal technology company redefining user experience
Key Highlights
- Market cap of $3 trillion as of 2022
- Over 1 billion active devices worldwide
- Comprehensive medical plans including mental healthcare
- Paid parental leave and gradual return-to-work program
Apple Inc. (NASDAQ: AAPL), headquartered in Cupertino, CA, is the world's most valuable company with a market capitalization of $3 trillion as of 2022. Known for its iconic products such as the iPhone, iPad, and Mac, Apple serves over 1 billion active devices globally. The company has a strong commi...
π Benefits
Apple offers comprehensive medical plans covering physical and mental healthcare, paid parental leave, and a gradual return-to-work program. Employees...
π Culture
Apple's culture emphasizes an obsessive focus on user experience and consumer privacy, setting it apart from competitors. The company promotes inclusi...
Overview
Apple is hiring a Timing Design Engineer to oversee all aspects of SoC design in terms of timing. You'll be responsible for timing sign-off and developing sign-off flows. This position requires a minimum of 10 years of relevant experience.
Job Description
Who you are
You have a BS degree in a technical discipline and a minimum of 10 years of relevant experience in ASIC design. Your expertise includes timing sign-off and the development of sign-off flows, demonstrating a strong understanding of IP and block-level timing constraints. You are skilled in collaborating with RTL designers to grasp design intent and clock structure, as well as working closely with CAD and Physical design teams to ensure timing closure. Your innovative mindset allows you to come up with effective timing constraints and flows that facilitate timing closure and address any potential pessimism in timing analysis.
You possess a proven knowledge of ASIC design and are adept at developing strategies to verify timing constraints. Your experience has equipped you with the ability to navigate complex technical challenges and contribute to the overall success of the design process. You thrive in collaborative environments and are committed to delivering high-quality results.
What you'll do
As a Timing Design Engineer at Apple, you will take ownership of timing sign-off processes and develop sign-off flow methodologies. You will work closely with various teams, including RTL designers and Physical design engineers, to ensure that timing constraints are met throughout the design process. Your role will involve innovating timing constraints and flows to facilitate timely closure and mitigate any issues that arise during timing analysis.
You will be responsible for verifying your own timing constraints and ensuring that they align with the overall design intent. Your contributions will be critical in achieving sign-off quality timing constraints, and you will play a key role in the successful delivery of Appleβs cutting-edge products. You will also have the opportunity to mentor junior engineers and share your expertise with the team, fostering a culture of collaboration and continuous improvement.
What we offer
At Apple, you will be part of a diverse and inclusive team that values creativity and innovation. We offer competitive compensation and benefits, along with opportunities for professional growth and development. You will work in a dynamic environment where your contributions will have a meaningful impact on the products we create and the experiences we deliver to our customers. Join us and be a part of a team that is committed to making a difference in the world through technology.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Apple.
Similar Jobs You Might Like
Based on your interests and this role
Timing Design Engineer
Apple is hiring a Timing Design Engineer to oversee timing sign-off and flow development for SoC design. You'll work closely with RTL designers and the Physical design team to ensure timing closure. This position requires a BS degree and a minimum of 3 years of relevant experience.
Electrical Engineer
Apple is hiring a FE Design and Timing Engineer to work on high-performance, low-power wireless SoCs. You'll collaborate with multi-disciplinary teams to meet power, performance, and area goals. This position requires experience in VLSI and RTL design.
Timing Design Engineer
Apple is seeking a Timing Design Engineer to oversee timing sign-off and develop sign-off flows for SoC designs. You'll work closely with RTL designers and physical design teams, requiring expertise in ASIC design and timing analysis.
Timing Design Engineer
Apple is seeking a Timing Design Engineer to oversee timing sign-off and develop sign-off flows for SoC design. This role requires a BS degree in a technical discipline and a minimum of 3 years of relevant experience.
Timing Design Engineer
Apple is hiring a Timing Design Engineer to oversee all aspects of SoC design in terms of timing. You'll work closely with RTL designers and the Physical design team to ensure timing closure and quality. This position requires a BS degree and a minimum of 3 years of relevant experience.