About Google
Empowering the world through technology and information
Key Highlights
- Over 100,000 employees globally
- Headquartered in Mountain View, California
- Parent company Alphabet Inc. valued at $1.5 trillion
- Google Cloud Platform serves millions of customers
Google LLC, headquartered in Mountain View, California, is a global leader in internet-related services and products, including its flagship search engine, Google Search, and the Android operating system. With over 100,000 employees, Google also offers cloud computing services through Google Cloud P...
🎁 Benefits
Google offers competitive salaries, equity options, generous PTO policies, comprehensive health benefits, and a remote work policy that allows flexibi...
🌟 Culture
Google is known for its engineering-first culture, emphasizing innovation and collaboration. The company fosters a unique environment that encourages ...
Skills & Technologies
Overview
Google is seeking an RTL Design Engineer to contribute to the development of cutting-edge TPU technology for AI/ML applications. You'll work with Verilog and SystemVerilog in Sunnyvale, CA. This role requires a PhD in a relevant field and experience with RTL coding.
Job Description
Who you are
You hold a PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field, and have academic or project experience with RTL coding, Verilog, or SystemVerilog. You are familiar with scripting languages such as Python or Perl, and understand engineering best practices including code review, testing, and refactoring. You have knowledge of processor design, accelerators, and memory hierarchies, and are eager to apply this knowledge in a collaborative environment.
You thrive in cross-functional teams and enjoy interacting with software and architecture teams to ensure seamless integration of hardware and software components. Your understanding of high-performance and low-power design techniques will be crucial as you contribute to the development of ASICs that accelerate computation in data centers. You are passionate about shaping the future of AI/ML hardware acceleration and are excited about the opportunity to work on Google's TPU technology.
Desirable
Experience with machine learning frameworks or tools would be a plus, as would familiarity with design and verification processes for complex digital designs. You are open to learning and adapting to new technologies and methodologies in the rapidly evolving field of AI and machine learning.
What you'll do
As an RTL Design Engineer at Google, you will be responsible for designing and documenting blocks of ASICs, focusing on functionality and timing. You will work closely with software teams to define interfaces and ensure that the hardware meets the necessary specifications for performance and reliability. Your role will involve project definition, design, and implementation, contributing to the overall architecture of the TPU and its integration within AI/ML-driven systems.
You will participate in the verification of complex digital designs, leveraging your expertise to ensure that the designs meet the required standards. You will also have the opportunity to propose and develop improvements in overall design, contributing to the innovation behind products that impact millions of users worldwide. Your work will be integral to the success of the TPU technology, and you will collaborate with a team of talented engineers to push the boundaries of what is possible in hardware acceleration.
What we offer
At Google, you will be part of a culture that values innovation and collaboration. You will have access to resources and support to help you grow in your career, with opportunities to work on projects that have a significant impact on the future of technology. We encourage you to apply even if your experience doesn't match every requirement, as we believe diverse teams build better products. Join us in shaping the future of AI and machine learning hardware.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Google.
Similar Jobs You Might Like
Based on your interests and this role
Rtl Design Engineer
Google is hiring an RTL Design Engineer to work on Cloud TPU technology. You'll design and debug ASIC RTL using SystemVerilog or Verilog, and collaborate with physical design teams. This position requires experience in ASIC design and scripting languages.
Hardware Engineer
Baidu is hiring a Senior RTL Design Engineer to architect and implement features in RISC-V CPU core generators. You'll work with Verilog, System Verilog, and VHDL to optimize CPU designs. This position requires 8+ years of experience in high-performance CPU designs.
Asic Design Engineer
Google is hiring an ASIC Design Engineer to work on ML accelerators. You'll design and verify complex digital designs, focusing on TPU architecture. This position requires 2+ years of experience in RTL design and proficiency in Verilog or SystemVerilog.
Hardware Engineer
Google is hiring a SoC RTL Design Engineer to work on cutting-edge TPU technology. You'll focus on ASIC RTL design, collaborating with cross-functional teams to optimize clocking and timing-critical designs. This position requires 2+ years of experience in ASIC design.
Hardware Engineer
Apple is hiring a PHY RTL Design Engineer to develop signal processing designs for wireless communication SoCs. You'll work with MATLAB and focus on power-efficient RTL logic design. This position requires 3+ years of relevant industry experience.