About Neuralink
Connecting brains and machines for a better future
Key Highlights
- Secured FDA approval in 2023 for human trials
- Raised $1.3 billion in Series D funding
- Headquartered in Fremont, CA with 501-1000 employees
- Developing brain-machine interfaces to assist those with paralysis
Neuralink, headquartered in Fremont, CA, is pioneering ultra-high bandwidth brain-machine interfaces aimed at restoring autonomy for individuals with paralysis. With $1.3 billion raised in Series D funding, the company has completed human trials after securing FDA approval in 2023, marking a signifi...
🎁 Benefits
Neuralink offers excellent medical, dental, and vision insurance through a PPO plan, flexible time off, and paid holidays. Employees also benefit from...
🌟 Culture
Neuralink fosters a culture of innovation and ambition, focusing on groundbreaking technology that merges neuroscience with engineering. The company v...
Skills & Technologies
Overview
Neuralink is seeking a Senior Physical Design and Verification Engineer to lead RTL to GDSII physical design implementation. You'll utilize Electronic Design Automation tools and ensure high-quality design verification. This role requires a minimum of 5 years of experience in digital physical design.
Job Description
Who you are
You have a Bachelor of Science (B.S.) degree in Electrical Engineering, Computer Science, or a related field, or equivalent experience. With a minimum of 5 years of experience in digital physical design and verification, you excel in the complete RTL to GDSII flow and have strong experience with industry-standard Electronic Design Automation (EDA) tools. Your deep knowledge of industry standards and practices in physical design includes physically-aware synthesis flow, floor-planning, place & route, metal fill, chip finishing, signal integrity checks, and dynamic EMIR-Drop analysis, along with formal ESD verification. You are also experienced in Signoff ECO, which enhances your capability to deliver high-quality designs.
What you'll do
As a Physical Design and Verification Engineer at Neuralink, you will be responsible for the RTL to GDSII physical design implementation. This includes tasks such as synthesis, placement, clock tree synthesis, detailed routing, and optimization. You will also conduct physical signoff verification to ensure that designs meet all specifications and standards. Your role will involve collaborating with a team of exceptional engineers to push the frontiers of what is possible in brain-machine interface applications. You will be expected to contribute to the design and implementation of chip architecture and silicon for neural recording and stimulation systems, ensuring high-bandwidth performance. Your expertise will be crucial in advancing the technology that enables a bi-directional interface with the brain, ultimately helping to restore movement and sight to those in need.
What we offer
At Neuralink, we provide excellent medical, dental, and vision insurance through a PPO plan, along with paid holidays and commuter benefits. Meals are provided to our team members, and we offer equity in the form of RSUs. Our 401(k) plan is available, and we provide parental leave for eligible employees. Flexible time off is also part of our benefits package, allowing you to maintain a healthy work-life balance. We encourage you to apply even if your experience doesn't match every requirement, as we value diverse backgrounds and perspectives.
Interested in this role?
Apply now or save it for later. Get alerts for similar jobs at Neuralink.
Similar Jobs You Might Like
Based on your interests and this role
Physical Design Engineer
Apple is hiring a Physical Design Engineer to contribute to high-performance PHY design from RTL to GDSII delivery. You'll work with CAD, timing, and logic design teams to ensure outstanding PHY designs. This role requires experience in physical design methodologies and tools.
Physical Design Engineer
Apple is hiring a Physical Design Engineer to contribute to high-performance PHY designs from RTL to GDSII delivery. You'll work with CAD, timing, and logic design teams to ensure outstanding physical designs. This role requires experience in physical design methodologies and tools.
Physical Design Engineer
Apple is hiring a Physical Design Engineer to contribute to high-performance PHY designs from RTL to GDSII delivery. You'll work with CAD, timing, and logic design teams in Cupertino. This role requires expertise in physical design methodologies.
Physical Design Engineer
Apple is hiring a Physical Design Engineer to contribute to high-performance PHY designs from RTL to GDSII delivery. You'll work with CAD, timing, and logic design teams in Cupertino. This role requires expertise in physical design methodologies and static timing analysis.
Physical Design Engineer
Apple is hiring a Physical Design Engineer to contribute to high-performance PHY designs from RTL to GDSII delivery. You'll work with CAD, timing, and logic design teams in Cupertino. This role requires expertise in physical design methodologies.